en-es
en-fr
en-sl
en
0.25
0.5
0.75
1.25
1.5
1.75
2
The Future of HPC through Driving Challenges and Enabling Opportunities
Published on Sep 19, 20161234 Views
It has emerged as a litany of concerns: the end of Moore’s Law, the end of Dennard scaling, the flat-lining of clock rates, power efficiency, parallelism and scalability, reliability, user productivit
Related categories
Chapter list
The Future of HPC through Driving Challenges and Enabling Opportunities00:00
Team05:00
Projected Performance Development05:38
Sunway TaihuLight10:22
Node Architecture14:06
40 cabinets, 3.1 Pflops each 17:30
Architecture Constraints17:54
Three-Segment Approximation20:56
Three Worlds of Supercomputing26:52
Knights Landing27:24
Knights Landing Overview28:46
Intel Omni-Path Architecture 100 Series30:17
ANL Aurora30:59
The Negative Impact of Global Barriers in Astrophysics Codes32:24
Diagram34:10
Amdahl’s Law with Overhead35:58
Head Room, Margins, Potential Innovations - 137:51
Head Room, Margins, Potential Innovations - 248:24
Head Room, Margins, Potential Innovations - 350:38
Old vs New Technology Characteristics52:24
Game Changer - Runtime System53:25
Distinguishing Features of ParalleX/HPX58:42
Performance Model, Full Example System01:01:53
Gain with Respect to Cores per Node and Overhead01:02:21
Motivation for HPX01:02:57
SpMV for Parcels and Memget01:03:30
Wavelet Adaptive Multiresoultion01:04:00
Time Required to Check if Memory Address is Local or Remote in HPX501:05:25
Time Required to Perform a Context Switch Between Lightweight Threads in HPX501:08:07
Time Required to Create a New Lightweight Thread in HPX501:08:58
Laser Interferometric Gravitational-wave Observatory (LIGO) - 101:09:40
Laser Interferometric Gravitational-wave Observatory (LIGO) - 201:11:51
LIGO Chirp Filter for Signal Target01:12:06
Kaplowee!!!01:12:23
Discovery 01:13:10
Thank You01:14:29