From Automated Verification to Automated Design
published: Nov. 15, 2010, recorded: May 2010, views: 3657
Report a problem or upload filesIf you have found a problem with this lecture or would like to send us extra material, articles, exercises, etc., please use our ticket system to describe your request and upload the data.
Enter your e-mail into the 'Cc' field, and we will keep you updated with your request's status.
One of the most significant developments in the area of design verification over the last decade is the development of algorithmic methods for verifying temporal specification of finite-state designs. A frequent criticism against this approach, however, is that verification is done after significant resources have already been invested in the development of the design. Since designs invariably contains errors, verification simply becomes part of the debugging process. The critics argue that the desired goal is to use the specification in the design development process in order to guarantee the development of correct designs. This is called automated design (or synthesis). In this talk I will review 50 years of research on automated design and show how the automata-theoretic approach can be used to solve it.
Link this pageWould you like to put a link to this lecture on your homepage?
Go ahead! Copy the HTML snippet !